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A Hybrid Decoder for Block Turbo Codes
A. Al-Dweik, Senior Member, IEEE, S. Le Goff, and B. Sharif, Senior Member, IEEE
Abstract—We propose a novel iterative decoder for block turbo
codes (BTCs). The proposed decoder combines soft-input/soft-
output (SISO) and hard-input/hard-output (HIHO) constituent
decoders in order to obtain better error performance and
reduce the computational complexity compared to classical BTC
decoders. We show that the new decoder, called ’hybrid decoder’,
offers a better complexity/performance tradeoff than a classical
BTC decoder.
Index Terms—Block turbo codes, turbo product codes, soft
decision decoding, hard decision decoding.
I. INTRODUCTION
TURBO product codes (TPCs) were developed to achievepowerful error correction with reasonable decoding com-
plexity. These codes offer an error performance that is close
to Shannon’s theoretical limit over additive white Gaussian
noise (AWGN) channels [1]. The iterative decoding of TPCs
is traditionally performed using several soft-input/soft-output
(SISO) decoders whose computational complexity can be
considerable. For this reason, the complexity reduction of
SISO decoders has remained an attractive research topic.
Most of the work reported in the literature is focused on
reducing the complexity without affecting the bit error rate
(BER). As an example, the Chase-II decoder, originally used
in [1], was replaced by the Kaneko’s algorithm in [2] to
minimize the search for the most likely row/column codeword.
Although this technique was able to reduce the number of hard
decision decoding (HDD) operations performed, the number of
arithmetic operations remained Þxed. An efÞcient implemen-
tation of the Chase-II decoder is proposed in [3] where the
complexity is reduced substantially with no BER degradation.
This technique is particularly attractive for designing one-
error-correcting codes. In [4], complexity reduction and coding
gain improvement were achieved by limiting the candidate
codewords in the Chase-II decoder to the ones that satisfy
a certain Hamming threshold. The main limitation of this
approach is the requirement to generate the same number of
candidate codewords as in a standard TPC decoder, which
prevents any reduction to the number of HDDs. Moreover,
the coding gain improvement is limited to about 0.2 dB at a
BER of 10−5.
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Similar to regular block codes, TPCs can be decoded using
HDD or soft decision decoding (SDD) constituent decoders.
In the context of iterative decoding, such decoders are usually
called hard-input/hard-output (HIHO) and SISO decoders,
respectively. The HIHO decoders offer a very low complexity
and high decoding speeds at the expense of BER performance.
A coding gain penalty of 2 to 3 dB is typically obtained when
HIHO decoding is used in place of the more complex SISO
decoding [5].
In this letter, we propose a novel ’hybrid’ iterative TPC
decoder using both HIHO and SISO constituent decoders.
Compared to a classical TPC decoder only relying on SISO
decoders, such hybrid decoder can offer a reduced complexity
and/or BER performance improvement. Furthermore, the hy-
brid decoder provides a high degree of design ßexibility, thus
allowing for an optimization of the performance/complexity
tradeoff.
II. TURBO PRODUCT CODES
A two-dimensional TPC encoder consists of two serially
concatenated binary linear block encoders, called constituent
encoders, separated by a row/column interleaver. The con-
stituent encoder Cl (l = 1, 2) has the parameters (nl, kl, dl)
where nl, kl, dl designate the codeword length, number of
information bits and minimum Hamming distance between
codewords, respectively. The encoding process is performed
by placing (k1 × k2) information bits in an array of k1 rows
and k2 columns [1]. The k1 rows are encoded using code C2
and the n2 columns are encoded using code C1. Thus, a TPC
codeword can be viewed as n1× n2 matrix. The parameters
of the product code are n = n1× n2, k = k1 × k2, and
d = d1 × d2. In this work, we design our TPC code by
using two identical binary extended BCH (eBCH) codes as
constituent codes.
We assume the transmission of binary phase shift keying
(BPSK) symbols over AWGN channel. The codeword matrix
C =(c1,1, ..., cn1,n2) is transmitted, and the corresponding
received sequence R = C+G, where G = (g1,1, ..., gn1,n2)
is a matrix of AWGN samples with zero mean and variance
N0/2. The demodulator can be conÞgured to make hard or
soft decisions. If hard decisions are desired, the output of
the demodulator is converted to binary by calculating H =
0.5 [sign(R) + 1], where H = (h1,1, ..., hn1,n2), hi,j ∈ {0, 1},
and sign(.) is the signum function. Otherwise, the demodulator
simply passes the analog samples of R to the output unaltered
[1]. The performance degradation introduced by quantizing
the analog samples of R is negligible if the number of
quantization levels is greater than 32 [5], [6].
0090-6778/09$25.00 c© 2009 IEEE
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A. Hard-Input/Hard-Output Decoding
For HIHO systems, the demodulator outputs the binary
matrix H. Maximum likelihood decoding (MLD) is achieved
by searching for the codeword D that has the minimum
Hamming distance to H. Thus
D = Ci if
∣∣H−Ci∣∣2 ≤ ∣∣∣H−Cl
∣∣∣2 ∀ l ∈ [1, 2k], l 6= i,
(1)
where ∣∣H−Ci∣∣2 =
n1∑
m=1
n2∑
v=1
(
hm,v − c
i
m,v
)2
. (2)
However, the search process for D becomes cumbersome for
large n values. The solution is to exploit the unique structure
of H which can be partitioned into n1 + n2 vectors that can
be decoded independently of each other. In such case, the
decoding of H is no longer MLD. Every row/column in H,
denoted as h, can be decoded individually using conventional
HDD techniques such as the Berlekamp-Massey algorithm.
Assuming that we start decoding the rows of H, which
corresponds to the Þrst half iteration, the second half iteration
is performed on the columns of the matrix obtained from the
Þrst half iteration. This process is repeated several times so
that residual errors at one iteration may be corrected in the
succeeding ones. In general, no signiÞcant improvement is
achieved by performing more than four iterations [6]. The
error patterns that are not corrected by the Þrst few iterations
are a closed chain of errors [7]. Note that the HIHO decoder
decodes n1 rows in the Þrst half iteration followed by n2
columns in the second half iteration, hence, the number of
HDDs per full iteration is n1+n2. Obviously, HIHO decoders
are attractive when speed and simplicity are essentials [8].
B. Soft-Input Soft-Output Decoding
When the demodulator outputs the soft matrix R, MLD is
achieved by selecting the codeword D that has the minimum
Euclidean distance to R, i.e.
D = Ci if
∣∣R−Ci∣∣2 ≤ ∣∣∣R−Cl∣∣∣2 ∀ l ∈ [1, 2k], l 6= i.
(3)
Similar to HIHO systems, R is partitioned into n1+n2 smaller
row/column vectors denoted as r. Each row/column is then
decoded individually using SDD. Note that actual SDD is
possible only during the Þrst half iteration because actual soft
information is available from the demodulator, after that we
have to use extrinsic information [1]. The SDD is usually
implemented using the Chase-II decoder which is based on
the assumption that, at high signal-to-noise ratio (SNR), the
maximum likelihood codeword d is located in the sphere
of radius (dl − 1, l = 1, 2) centered on h [9]. Therefore,
near-MLD can be achieved by limiting the search for d to
the codewords within the sphere. The search process can be
described as follows. a) Mark the least reliable p = ⌊dl/2⌋
bits in h using r, the reliability is deÞned using the log-
likelihood ratio of decision hi. In stationary AWGN channels,
the normalized reliability of hi is given by |ri| [9]. b) Generate
2p different error patterns using the marked p bits in h. An
error pattern is a vector whose entries are all zeros except the
entries marked in the previous step, 2p different error patterns
are generated by altering the values of the marked p bits. c)
Generate 2p different test patterns by adding each error pattern
to h. Each of the 2p test patterns is applied to a HDD process
to produce 2p candidate codewords. The successful candidate
codeword d is the one that has the minimum Euclidean
distance to r. Therefore, the number of HDDs performed in
each iteration is 2p(n1 + n2).
Once the Þrst half iteration is completed, the Chase-II
decoder output is the binary vector d, hence, we still need
to generate soft information for each bit in d to enable SDD
for the proceeding iterations. Note that the elements of d are
mapped from {0, 1} to {−1,+1}. The soft information after
the Þrst half iteration is calculated using [1]
r(m) = r+α(m)w(m) (4)
where r(m) is the soft data fed to the Chase-II decoder at the
mth iteration, r is the demodulator soft output, α is a scaling
factor obtained experimentally, and w(m) is the extrinsic
information calculated from the previous iteration,
w(m+ 1) = r´(m)− r(m) (5)
where
r´(m) =
1
4
(∣∣∣r− d(2)
∣∣∣2 −
∣∣∣r− d(1)
∣∣∣2
)
× d(1) (6)
and where d(1) and d(2) are the closest and the next closest
candidate codewords to r, respectively, d = d(1) 6= d(2). In
cases where it is not possible to Þnd d(2) we use [1]
w(m+ 1) = β(m)× d, β ≥ 0, (7)
where β is also a scaling factor [1].
C. Hybrid Decoding of TPCs
The proposed hybrid decoder is a cascade of SISO and
HIHO decoders. The SISO decoder is used Þrst to reduce
the BER using a small number of iterations. The HIHO
decoder is then used to clean the residual errors remaining
after the SISO decoding. If the number of residual errors after
SISO decoding is relatively small, the HIHO decoder should
be able to correct all errors successfully. Hence, signiÞcant
complexity saving is achieved without any signiÞcant BER
degradation. By noting that the required number of HDDs is
2p times higher in a single SISO decoding operation than in
a HIHO decoding operation, we can always replace at least
the last SISO decoding iteration with as many as 2p HIHO
iterations without adding any extra HDDs. It should also be
emphasized that the HIHO decoding does not require any
arithmetic operation.
Selecting the appropriate number of SISO and HIHO iter-
ations can be achieved using the BER decoding trajectories
which are generated by drawing the BER of the decoder at
iteration m+1 as a function of the BER at iteration m [10]. As
an example, the decoding trajectories for an eBCH(32, 21, 6)2
are presented in Fig. 1 for one SISO and two different hybrid
decoders.
The SISO decoder has 3.5 iterations, the Þrst hybrid decoder
has 2.5 SISO and 4 HIHO iterations, the second hybrid
decoder has 2 SISO and 4 HIHO iterations. Because the
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Fig. 1. BER convergence chart for an eBCH(32, 21, 6)2 TPC, Eb/N0 = 2.7
dB.
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Fig. 2. Block diagram of the hybrid turbo decoder.
Þrst two SISO iterations are common to all decoders, the
trajectories for the Þrst two SISO iteraions are not shown in
the Þgure. As depicted in Fig. 1, the BER of the SISO and the
Þrst hybrid decoders converges to zero while the BER of the
second hybrid decoder does not converge. This implies that
performing two SISO iterations is still not enough to enable
the HIHO decoding iterations to correct all residual errors.
The hybrid decoder can be implemented using a conÞg-
urable SISO decoder as shown in Fig. 2. The number of
iterations performed I , is split into two parts, SISO iterations
I(s) and HIHO iterations I(h). Switch S1 is initially connected
to the upper position to pass R to the SISO decoder during
the Þrst half iteration, then it moves to the lower position to
feedback the extrinsic information to the Chase-II decoder.
During the Þrst I(s) iterations, the decoder works as a regular
SISO decoder. Switch S2 is initially connected to the lower
position to pass the extrinsic information to the interleaver.
When the I(s) iterations are completed, the extrinsic informa-
tion calculator within the dashed block is disabled, the Chase-
II decoder is conÞgured to function as a hard decision decoder
where D(1) is the output of the HDD process. Switch S2
moves to the upper position to pass the hard decision to the
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Fig. 3. BER versus Eb/N0 for a standard SISO decoder and the hybrid
decoder for an eBCH(32, 21, 6)2 TPC, p = 4.
interleaver and then to the Chase-II decoder to perform the
next hard iteration. Using such conÞgurable structure saves
the unnecessary extrinsic information computations during the
HIHO iterations.
III. NUMERICAL RESULTS
In this Section, we consider different SISO-HIHO combina-
tions in order to investigate the performance of the proposed
hybrid decoder. The relative number of HDDs (RHD) [2], and
the relative number of real arithmetic operations (RAO) are
used to compare the complexity of the standard TPC decoder
with the proposed hybrid decoder. The parameter RHD is
computed using
RHD =
I(s,h)
I(s)
+
I(h)
I(s) × 2p
, (8)
where I(s) is the number of SISO decoding operations used by
the standard TPC decoder, I(h) and I(s,h) are the numbers of
HIHO and SISO decoding operations performed by the hybrid
decoder, respectively. In this work we consider I(h) = I(s) =
4 which is typical since increasing the number of iterations
beyond 4 offers a negligible coding gain improvement. The
RHD is calculated for various I(s)/I(s,h) combinations using
different TPCs as depicted in Table I. With the aid of Figs. 3
and 4, Table I shows that the RHD is reduced by 18.7% using
I(s,h) = 3 and I(h) = 4 with a coding gain loss of 0.05 dB.
By observing that no extrinsic information is needed dur-
ing the last half iteration, the relative number of arithmetic
operations can be calculated by
RAO =
I(s,h) − 0.5
I(s) − 0.5
. (9)
For large n1 and n2 values, the number of arithmetic op-
erations is quite large and its contribution to the overall
complexity is signiÞcant. The relative number of arithmetic
operations is calculated for different I(s)/I(s,h) combinations
Authorized licensed use limited to: Newcastle University. Downloaded on March 11,2010 at 07:54:51 EST from IEEE Xplore.  Restrictions apply. 
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TABLE I
PERFORMANCE/COMPLEXITY TRADEOFF FOR SOFT AND HYBRID TPC
DECODERS, BER= 10−5 , p = 4, AND I(h) = 4.
I s,h I s RAO RHD CG (dB)
2 2.5 0.750 0.900 0.6
32,21 2 2.5 3 0.800 0.917 0.1
3.5 4 0.850 0.938 0.1
32,26 2 1.5 2 0.667 0.875 0.1
3 4 0.714 0.813 0.05
64,51 2 1.5 2 0.667 0.875 0.3
3 4 0.714 0.813 0.05
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Fig. 4. BER versus Eb/N0 for a standard SISO decoder and the hybrid
decoder for an eBCH(64, 51, 6)2 TPC, p = 4.
for different TPCs as shown in Table I. The reduction of the
required arithmetic operations depends on the selected values
of I(s) and I(s,h). For example, a substantial reduction of
about 28.6% is achieved for I(s) = 4 and I(s,h) = 3, and it
increases to 33.3% for I(s) = 2 and I(s,h) = 1.5. However, it
should be noted that equations (8) and (9) are derived based
on the assumption that no stopping criterion is implemented
in both decoders, i.e., the decoders perform all the iterations
that were initially assigned to them. If a stopping criterion is
used, then (8) and (9) become lower bounds.
The difference in coding gain, denoted as ∆CG, at BER =
10−5 is used to compare the performance of the hybrid
and the standard SISO decoders. We observe that selecting
I(s,h) = I(s) − 0.5, i.e., replacing the last half SISO iteration
with I(h) HIHO iterations improves the coding gain and re-
duces the overall complexity. In particular, using I(s,h) = 3.5
provides a lower complexity and a comparable coding gain
when compared to the system proposed in [4]. The coding gain
improvement is inversely proportional to I(s) and depends on
the TPC parameters.
The results for RHD , RAO, and ∆CG listed in Table
I demonstrate the great ßexibility provided by the hybrid
decoder to optimize the complexity/performance tradeoffs. For
example, consider the Þrst row in Table I where I(s) = 2.5 and
I(s,h) = 2, the hybrid decoder outperforms the standard SISO
by about 0.6 dB while the number of arithmetic and HDD
operations are reduced by 25% and 10%, respectively. Hence,
using a smaller number of iterations is not as harmful to the
coding gain as in the case of the standard SISO decoders.
Moreover, the reduction in complexity obtained by using a
smaller number of iterations is much higher than the reduction
achieved by the standard SISO decoders. As another example,
consider the case where a large reduction in complexity is
required without any signiÞcant performance degradation. In
such cases, using I(s,h) = 3 and I(h) = 4 reduces the RAO
by 28.6% and the RHD by 18.7% with a coding gain loss of
only 0.05 dB, as shown in Table I and Fig. 4.
An additional attractive feature of the proposed system is
that we can combine the hybrid decoder with other algorithms
to achieve additional complexity reduction [2], [4]. This stems
from the fact that the Þrst I(s,h) iterations are just standard
SISO iterations.
IV. CONCLUSION
An efÞcient decoder for TPCs is proposed in this work.
The new decoder is composed of a standard SISO decoder
with a small number of iterations followed by a HIHO
decoder . The proposed decoder is implemented by conÞguring
the conventional SISO decoder to operate in two modes,
a SISO mode and a HIHO mode. The performance of the
hybrid decoder is investigated using different TPCs with
different parameters over AWGN channels. Compared to a
standard SISO, the hybrid decoder is capable of reducing
the overall computational complexity and improving the BER
performance. The hybrid decoder also provides a substantial
ßexibility to optimize the performance/complexity tradeoffs.
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